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1. SUMMARY
The application of the microminiaturized ASDTIC (Analog
Signal to Discrete Time Interval Converter) to the signal
conditioner power supplies is discussed in detail.
The ASDTIC, conceived originally within NASA, was utilized
as the basic control element for three buck switching regulators,
which resulted in uniformly superior static and dynamic perform-
ances. For example, a +0.05% output voltage regulation was
achieved for an input change of 18V to 32V, a load change of
open to full load (O1W), and a temperature range of -55*C to
85°c.
A network to recover power-transistor switching loss was
implemented to improve reliability, efficiency, and EMI control.
The successful application of the ASDTIC module has estab-
lished the soundness of the ASDTIC control concept, and justi-
fied its further exploitation to utilize fully the inherent
merits associated with the ASDTIC control.
2. INTRODUCTION
A nondissipatively-regulated dc to dc converter generally employs
high-frequency switching for size and weight reduction. The oscillation
is achieved by cyclically operating the power switch of the converter in
its conduction state and its nonconduction state. Consequently, the con-
verter control system must be able to accept analog signals emanating from
the power circuit and the control reference, and to convert them into dis-
crete time intervals in controlling the conduction and nonconduction of
the power switch. The ratio of conduction time to a switching-frequency
period is known as the power-switch duty cycle.
A classical duty-cycle control based exclusively on the sensing and
amplification of the converter output-voltage error generally suffers cer-
tain inherent limitations. These limitations are basically caused by the
LC output filter of the converterywhich introduces poor dynamic response
and potential instability into the converter operation.
The ever-increasing demands of space programs have served to pro-
mote considerable research effort toward the development of an electronic
control system capable of improving the power-processor performance. One
such system was conceived within a NASA Internal Research Program by Dr.
[11, [2]F. Schwarz[ '  The controlling element in the system is basically
an Analog-Signal-to-Discrete-Time-Interval converter (ASDTIC). In addition
to the feedback control loop sensing the dc output voltage, the ASDTIC in-
corporated a second loop sensing an ac waveform inherent in the converter
operation. This waveform can be either the voltage across the output-filter
inductor or the current in the output-filter capacitor. Using this two-
loop controlconverter stability is enhanced, and its performance char-
acteristics are greatly improved.
The ASDTIC control concept. was subsequently reduced to a microminia-
turized thin-film hybrid under contract NAS12-2017, and documented
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This report describes the application of the microminiaturized
ASDTIC module to a number of dc to dc converters. The packaged con-
verters were used as signal-conditioner power supplies for the Brayton
Cycle Space Power System. The power supplies consist of eight module
frames, each of which contains three independent dc to dc chopper
regulators; one 28V to 1OV converter, one 28V to 5V converter, and
one -28V to -IOV converter. Each converter utilizes a microminiatur-
ized ASDTIC module to achieve the desired regulating function. This
report covers the design, development and fabrication of these convert-
ers. The work described here was performed from December 1969 to
October 1970, under contract NAS12-2017, from NASA's Lewis Research
Center.
The description starts with a converter block diagram, followed
by a detailed discussion of each block in terms of the converter
schematic. Breadboard performances are then presented to demonstrate
the superb regulation accuracy obtained from the control loop.
Packaging concepts including thermal consideration and component layout
are discussed, and pictures of the fabricated power supply modules are
given.
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3. CONVERTER FUNCTIONAL BLOCK DIAGRAM
All three converters on each of the eight module frames have
essentially the same block diagram shown in Figure 1. The dotted
line shows the division between power and control circuit functions.
These functions are summarized in Tables Iland II, respectively.
TABLE I. POWER CIRCUIT FUNCTIONS
Blocks
Input Filter Its functions are: (1) to isolate the switching
effect of the converter from the power bus, and
(2) to absorb voltage transients on the bus.
Basic Power Input Voltage E, transistor switch S, diode D,
Configuration inductor L, capacitor C, and load R constitute
the basic stepdown chopper regulator. By properly
controlling the duty cycle of switch S, a constant
load voltage V can be maintained against variations
in E and R.
Energy Re- The network serves (1) to limit the inrush current
covery Network curing the short interval when S is turned on and
D is in the process of recovering its blocking capa-
bility, thus improving efficiency and reliability,
and (2) to reduce the switching spike at the conver-
ter output.
Voltage The need for this network is predicated by the off-
Booster nominal low input voltage specified for this parti-
cular converter. It adds a voltage in series with
the converter input to ensure the proper operation
of the converter control logic.
Basis Power Configuration
Energy S A
Input Recovery 
S
E Filter Network to Load R
Power Circuit -
Control Circuit AC DC
Loop II Loop I
Overload
Protection
ASDTIC VOLTAGE REGULATOR
One-Shot
m- Pulse
Generator I  +
Threshold Integrato Unity-Gan
Detector Amlifier Amplifier
Figure 1. Converter Functional Block Diagram
TABLE II. CONTROL CIRCUIT FUNCTIONS
Blocks Functions
ASDTIC Voltage Starting from point A at the tip of diode
Regulator D and tracing clockwise, the ac voltage
across L and the dc voltage across C are
separately sensed to become two input sig-
nals to the ASDTIC voltage regulator. The
regulator processes the sensed signals, and
provides the proper output to actuate a one-
shot pulse generator for controlling the
duty cycle of power switch S.
One-Shot Pulse It determines the conduction time of switch
Generator S as a function of the converter input vol-
tage E. The time interval is initiated by
the output pulse from the threshold detector
within the microminiaturized ASDTIC voltage
regulator.
Overload Overload protection is accomplished by sen-
Protection sing the inductor current. In the event of
an overload, the combined function of the
current sensor and the ASDTIC voltage regula-
tor keeps S in switching-mode operation during
current limiting; its duty cycle depends on
the severity of the overload.
4. CONVERTER SCHEMATICS
The schematics for the three converters on each module frame are
shown in Figure 2. From top to bottom, the converters are those pro-
viding a +10V output, a -IOV output, and a +5V output. Detailed de-
scriptions of all blocks, based on the given schematics, are given in
the next section.
The accompanying parts list for Figure 2 is presented in the
Appendix.
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5. DESCRIPTIONS OF POWER FUNCTIONAL BLOCKS
Due to the similarity among the three converters, the +10V
converter will be used to describe circuit operations and designs
associated with the functional blocks of all three converters.
5.1 INPUT FILTER
The input filter is physically located external to the fab-
ricated converter module, and therefore.is not shown in the schematic
of Figure 2. The filter utilizes the two-stage configuration illus-
trated in Figure 3. The first stage containing LA, RA and CA
limits the resonant peaking of the entire filter. The second stage
with LB and CB supplies most of the pulsed ac current required by
the converter power switch. The combined function of both filter
stages is to accomplish the two objectives stated in Table I.
5.2 BASIC POWER CONFIGURATION
Shown at the top of Figure 2, the +10V converter basic power
configuration consists of power switch Ql, diode CR4, inductor L2,
capacitors C6 and C7 in parallel, and the load. During the time
when Q1 conducts, CR4 is back biased, input voltage E is supplied
to the circuit containing inductor L2, capacitors C6 and C7, and the
load. During the time when Ql is off, CR4 becomes conducting to keep
the current continuity in L2. The LC filter maintains essentially
a dc voltage across the load.
Normal Operation
In steady-state, the net energy storage in L2 must be zero.
Therefore,
(E - V)Ton = VToff. (1)
Equation (1) is equivalent to
ET = VT (2)
on
where T = T + T
on off.
8
By maintaing a constant product of ETon, the converter having a reg-
ulated V would operate essentially at a constant frequency I/T.
This feature is utilized to its advantage in the power converters.
Light-Load Operations
The light-load condition is defined as that causing the current in
L2 to become zero during each steady-state operating cycle, and to remain
zero for an interval T'ff
While equation (1) concerning zero net energy storage is still
valid under this condition, the introduction of Toff has caused a new
switching period T' > T. The triangular input current averaged over a
cycle is
(E - V)Ton Ton
ave 2L2  T'
Multiplied this current by input voltage E and converter effi-
ciency e gives output power V2/R, from which one obtains
EeR1l (E - V)
onT'=Ton + Toff + T'off 22L V
Therefore, the lighter the load R and/or the smaller the inductance
L2, the lower will be the operating frequency 1/T'.
Critical Load Resistance
The critical resistance, RK, is defined as the particular light load
at which the previously described T'off emerges. Period T of (2) and T'
of (4) are identical at this load, thus giving
2L2V
RK = (E-V)eT (5)
on
Notice that R increases with L2 and decreases with Ton and e
In the signal-conditioner converters, L2 and Ton are so designed
that, within the specified line and load variations, the converters never
encounter a nonzero T'off. However, all converters are capable of main-
taining regulation at light loads. Indeed, each converter provides stable
operation into no load without exceeding the required regulation. limit.
Output Voltage Ripple
The current excursion through Inductor L2 is given by
(E 
-V)T on
di = L2 (6)
The ripple voltage across C6 and C7 and the ripple current In them
are generally In phase, suggesting that the ripple voltage is due largely
to the equivalent series resistance Rc of the two paralleling capacitors.
The equation for Vpp becomes
(E-V)Ton R
Vpp R Ai =
c L2 : (7)
5.3 ENERGY-RECOVERY NETWORK
If no energy-recovery network were used, the finite recovery time
associated with diode CR4 of Figure 2 would cause a sharp current pulse
to pass through the source, Ql, and CR4 at the start of each T inter-
val, causing peak power dissipation in QI and CR4. This sudden increase
of current also induces RFI, which not only propagates to the regulator
output, but in addition, it can cause other spacecraft electromagnetic
compatibility problems.
For the regulator to meet the peak-peak noise specification, the
networks composed of inductor Ll and diode CR3, shown in Figure 2, are
used. During the on-time of Ql and the recovery time of CR4, input vol-
tage E is absorbed by reactor Ll. Diode CR3 is reverse biased, and energy
is stored in Ll. The rate of the current increase at the beginning of
Ton; the energy stored in it during Ton is returned to the source via
diode CR3.
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For the signal-conditioner converters, LI is designed to be
12.5H. At a maximum E of 32V, the rate of current increase is
32/12.5, or 2.56amp/ps. It therefore takes approximately lps for
the turn-on current to rise from zero to the 2-amp average load-
current level. By that time, diode Dl will have been fully recov-
ered. The RFI associated with the turn-on of power switch Ql is
thus minimized. Pictures of output-voltage switching spike, with
and without this suppression network, are given in Figure 4 to il-
lustrate the utility of the network. The upper trace, representing
the output-voltage ripple when no energy-recovery network was used,
exhibits a considerably higher switching spike at the beginning of
Ton interval as compared to the lower trace when the energy-recovery
network was used. The higher switching spike of the upper trace is
directly related to the sharper current rise previously described.
In addition to noise reduction, the network also improves the
converter efficiency. For without choke Ll, transistor switch Ql
would experience high dissipation due to the simultaneous high cur-
rent and high voltage (i.e., essentially input voltage E) during the
recovery time of diode CR4. However, the network enables most of
this otherwise-lost energy to be conserved and returned to the power
source.
5.4 VOLTAGE BOOSTER
The ASDTIC module requires a minimum bias supply of 22V. However,
the input voltage E is only 18V during off-nominal operations. A
winding N34, shown schematically near the converter input, is there-
fore provided from output choke L2 to boost the supply voltage. This
winding, along with the associated diodes CRI, CR2 and capacitor CI,
are shown schematically in Figure 2. The phase relation between N12
and N34 of L2 is such that, in conjunction with input E and the peak
charging of capacitor Cl, a minimum of 22V is maintained for supplying
the ASDTIC bias when E becomes 18V during off-nominal operations.
LA LB
RA
Figure 3. The Two-Stage Input Filter
Vertical: 20mV/Div.
Horizontal: S5s/Div.
Figure 4. Converter Output-Voltage Switching Spike
(a) Without the Energy Recovery Network
(b) With the Energy Recovery Network
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6. DESCRIPTIONS OF CONTROL FUNCTIONAL BLOCKS
The +O1V converter shown in Figure 2 will again be used for
control-circuit description.
6.1 ASDTIC VOLTAGE REGULATOR
The central component of the ASDTIC voltage regulator is the
microminiaturized ASDTIC Module Ul. Detail description of the
thin-film module can be found in Reference [3]. The module, shown
schematically in Figure 5, contains the following basic elements:
* Unity-Gain Amplifier
6 Integrator Amplifier
* Threshold Detector
* Series Regulator
The first three elements are shown in the converter block
diagram of Figure 1. The series regulator is used to provide a
regulated bias voltage for the first three elements. The terminal
numbers shown in Figure 5 correspond exactly with those of Ul in
Figure 2.
Before entering the detail description of the ASDTIC voltage
regulator in Figure 2, it is noted that the +O1V converter components
are packaged in two boards - a main board and a baby board. The baby
board, Board Al, contains those components within the rectangular
dotted enclosures of Figure 2. Thus, the Rl and Ql on the main board,
for example, are not to be confused with the R1 and Q1 on the baby
board. With the packaging details being reserved in Section 8 to be
presented later, the +IOV ASDTIC voltage regulator processing control
signals from a dc loop and an ac loop are now described.
The dc loop senses the load voltage. The voltage is divided
down by Rl of the main board (near the converter input ground) and
the parallel combination of Rl and R2 on board Al. The divided sig-
nal is fed to pin 24 of the ASDTIC, which is the input terminal of
the unity-gain amplifier used for impedance-matching. The output
THRESHOLD DETECTOR
R 14
192A Q28 R10 R15
30 + AR
AR3 40
IR 17
R5 
_R6 R 1 ___8 _  _R19
R12 RR 18 --- 39
R7 R 13) --- - 38
03 Q4 37
CR2 16 T5
I R20R2 R3 R19
24 C3
AR1 1 C420 CRI R22RI
+8 R4 R
R21
UNITY-GAIN ALIFIER SERIES REGULATOR
,-MICROMODULE PINS
273334 5 6 3542 36
Figure 5. ASDTIC Module Schematic Diagram
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from the unity-gain amplifier, derived from pin 18 and pin 20,
connected in common, is fed to the "inverting" terminal of the
integrator, pin 30, through a gain-controlling resistor R4.
The ac loop senses the instantaneous ac voltage across the
inductor L2. Through gain-controlling resistors R3 and R5, the
signal is fed differentially into the "inverting" and the "non-
inverting" integrator terminals, pin 30 and pin 32. The algebraic
sum of this ac signal and the dc output signal from the unity-gain
amplifier are compared to reference VRI applied to pin 32. The
error is integrated by the integrating amplifier with time constant
C 3(R3 + R5), where C3 is the feedback capacitor of the integrator
amplifier connecting between pin 10 and pin 30.
The amplitude of the sensed ac inductor voltage is determined
by the turns ratio N56/N12 on L2. Its phase in relation to the in-
tegrator terminals is such that a ramp voltage with a positive or neg-
ative slope exists during the off or on time of power switch Ql.
When the instantaneous value of the ascending ramp reaches an internal
reference, ET, of the threshold detector, the pulse output from the
detector available at pin 37 will actuate the one-shot pulse genera-
tor through diode CRI on board Al, which in turn controls the power
transistor to conduct for a predetermined time interval Ton During
Ton' ,slope of the ramp voltage at the integrator output is negative.
In steady-state operation, the positive excursion of the integrator
output voltage during Toff is identical to its negative excursion
during Ton
It is noted that the ac luop ensures equal volt-seconds for the pos-
itive and negative half-cycle of the inductor voltage, thus securing
zero net energy storage per cycle in the inductor during converter
switching operation. Compared with the dc loop which senses the
converter output voltage averaged by a low-frequency LC filter con-
taining L2, C6 and C7, the control action of the ac is instantaneous.
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To illustrate this fast action graphically, waveforms at
several key points along the control-signal path are identified
in Figure 6. Here, the converter input voltage is assumed to
have a step increase, with the corresponding voltage across inductor
L2 shown as EL. The ascending integrator output ramp voltage EI
intersects the threshold level ET to effect the threshold-detector
output pulses ETD. Each of these output pulses initiates a conduc-
tion interval Ton through the pulse generator represented by EPG'
With the qualitative description of the ASDTIC voltage regula-
tor now presented, attention Is now drawn to two important integra-
tor performance considerations - its output voltage waveform and a
functional subtlety associated with its frequency response.
Integrator Output Waveform
For convenience, the inductor voltage EL, and the integrator
output EI are given in Figures 7(A) and 7(B). The straight line in
Figure 7(B) passing (T, eT) with a slope NV/(R3 + R5)C 3 can be
expressed as
e e e N (T -t) (8)
T (R + R5)C 3
where N = (N5 6/N 12 on inductor L2) is the ac signal sensing
ratio, and T = (Ton + Toff) is the converter switching period.
Combining (2) and (8) at t = Ton gives
NT
on (E-V) (9)
T - (R3 + R5 )C 3
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C2 R2
GENERATOR THRESHOLD R1
KT TOn  ETD DETECTOR LE "-ETDR
REFERENCE
(a) BASIC CIRCUIT DIAGRAM.
Ein 
I
0
KT = Ton T
EL 0
I 
- ETDR
I I
ETD 0I
PG 0 ,t i,
L-To  LT1
TIME, pSEC
(b) WAVEFORMS.
Figure 6. Step-Down Chopper Regulator and. ASDTIC Control Waveforms
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EL
E-V
(A)
o Time
Ton T
-VEI
eT (T,eT)
(B) de
NV
tan e (R3 +
) time
Figure 7. ASDTIC Integrator-Amplifier Output Voltage
(A) Inductor Voltage
(B) Integrator Output Voltage
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Thus, the integrator output swing he of Figure 7(B) is
NT
Ae = o - (E-V) (10)
(R3+R5) C3
Equation (10) is used in designing Ae so that It is being limited
to 2 volts, which is well within the threshold level eT, thus always
maintaining a linear regulator operation.
6.2 THE SIGNIFICANCE OF CAPACITOR C2 MAIN BOARD
As discussed previously, the ASDTIC regulator has two feedback
loops; the dc loop sensing the load voltage, and the ac loop sensing
the inductor voltage. These two loops tend to interact in such a way
as to form an extremely.underdamped second-order system at a particular
frequency. Consequently, any transient line or load change would in-
troduce to the regulator output a damped yet prolonged oscillation at
that frequency, giving rather undesirable dynamic performances.
Mathematically, the frequency response of the ASDTIC regulator can
be expressed as the following:
F(s) S [ + C ] [1'+ SD + S2El (11)1 + SB + S C
The first bracket on the right-hand side of equation (11) is the
frequency response of the integrator, with the numerator as its dc gain.
The second bracket represents the characteristic of the output LC filter
and the load. The third bracket illustrates the interaction between
the dc loop and the ac loop.
Unlike the conventional second-order filter response in which the
second-order equation in "s" appears in the denominator, this second-
order interaction appears in the numerator. Plotted on a Bode diagram,
this term introduces a negative-going valley,-ventered at frequency F,
where F is a function of the filter as well as the control-circuit design.
Specifically, F can be shown to be the following:
f NR ac (12)
NRde
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Here, Ff is the resonant frequency of the output LC filter, g
is the dc voltage-divider ratio, Rac is the ac loop gain-controlling
resistance, Rdc is the dc loop gain-controlling resistance, and N2
the inductor-voltage sensing turns ratio. Corresponding to the +10V
converter schematic,
(Rl)on mainboard
Rg R2(R1) on mainboard + ( 2
1 2 on Al board
Rac = R3 R5
Rdc = R
and
N = N5 6/N 12.on L2.
Depending on the damping value of "D" in the third bracket of
equation (11), the negative-going valley can be of very high amplitude,
causing significant gain reduction. A sudden disturbance in either
the line or'the load condition would cause the regulator output
to engage in prolonged osillation, yielding undesirable line and
load dynamic response and poor audio-susceptibility performance
within a frequency band centered at F.
To mitigate this undesirable characteristic, capacitor C2 is
used, connecting between the converter output and the integrator input
(Pin 30 of ASDTIC module). This greatly increases the damping value
of "D" in equation (11), thus reducing the amplitude of the negative-
going valley and its detrimental consequence. The effect of C2 has
been substantiated both mathematically and experimentally. In addi-
tion, the use of C2 allows stable converter steady-state operation to
be maintained when load resistance increases beyond RK, defined
previously in equation (5).
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6.3 ONE-SHOT PULSE GENERATOR
As shown in Figure 2, the pulse generator is located on the Al
board. To start with, the converter input voltage E drives a base
current E/(R 4 + R6) to keep Q2 in conduction. Resister R3, on the
other hand, keeps Qi off. The Ql, Q2, R3, R4, and R6 here are those
on board Al, and should not be confused with those on the main board.
When a positive pulse is applied to the base of Ql through diode
CRI, the sudden decrease of Q1 collector voltage causes Q2 to come
out of saturation. The consequent current in Cl resulting from an
increase in the collector voltage of Q2 regenerates itself rapidly
until Qi conducts and Q2 turns off and remains off. Transistor Q1 is
kept in conduction by the current path composed of E, R5, and Cl, and
base-emitter junction of Q1. This state continues until Cl is charged
to the zener breakdown voltage of VRI, when Q1 is suddenly deprived of
its base drive and turns off, which, in turn, initiates the turn-on of
Q2. Following the complete turn-on of Q2, the one-shot pulse generator
is ready for another trigger pulse. The on time of Ql, which is con-
current with the conduction of CR3 (on board Al) and Ql and Q2 on the
main board, determines on-time Ton of the chopper-regulator power switch.
To charge C1 through R5 from voltage E, the time required for Vcl to reach
VRI is:
Ton = R5 Ciln ( E - VR (13)
6.4 OVERLOAD PROTECTION
The overload protection is physically placed on the main board.
Current in inductor L2 is sensed by R14. The voltage iL2R14 during
normal operation is insufficient to turn on Q3 and Q4. The pulse gen-
erator therefore receives command pulses from the ASDTIC exclusively to
control the cyclic on-off of power switch Ql for as long as a regulated
load voltage is maintained.
As load resistance diminishes during overload, the load-voltage reg-
ulation is eventually lost. The dc error applied to the ASDTIC is of such
a phase relation that the output voltage from the threshold detector is
high, thus always providing a signal for the one-shot to turn on the power
21
switch for the Ton interval defined by equation (13). At the start
of and throughout the interval Ton when the instantaneous current of
IL2 is increasing, the voltage dropiL 2R14 is sufficiently 
high to keep
Q3 and Q4 in conduction.
With the conpletion of Ton, inductor current iL2 decays through R14 ,
C6 and C7, and CR4. During the decay, Q3 and Q4 maintain conduction,
thusclamping pin 37 of the micro-ASDTIC unit and inhibiting the one-
shot from turning on the power switch. The decay continues until iL2R14
becomes small enough to allow Q3 (and therefore Q4) to turn off. Upon
removal of this inhibition, the signal from ASDTIC Immediately actuates
the one-shot to start another Ton.
Consequently, the switching action is maintained in the event of an
overload. The on-time Ton of the power switch Is identical to that during
normal operation without an overload. The Ton interval starts as soon as
the decaying iL2 during Tof f causes IL2R14 to become insufficient to keep
Q4 in conduction. The length of Toff therefore depends on the load resis-
tance during overload. The longest Toff occurs when the output is short
circuited. Under this condition and neglecting the small voltage drop
across R15, the inductor current decays at a rate of VCR4'+ VCR5+(VQ3)BE]/L2
Since the current excursion during Ton and Toff is equal to ETon/L2
the longest Toff is therefore:
ET
Son(Toff) max. o (14)VCR4 + VCR5 + (V43 BE
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7. BREADBOARD PERFORMANCES
The +5V, +1OV, and -1OV converters were breadboarded and tested.
Their performance characteristics were similar due to the use of iden-
tical ASDTIC control. To illustrate this uniformly-high performance
capability offered by the ASDTIC, the requirement versus capability
of the +5V converter breadboard, using the microminiaturized ASDTIC,
is presented in Table III.
TABLE III
REQUIREMENT VERSUS CAPABILITY
+5V SUPPLY USING MICROMINIATURIZED
ASDTIC CONTROL MODULE
Temperature Range -55*C to 850 C
CHARACTERISTIC REQUIREMENT CAPABILITY
Voltage Regulation (mV) +50 +2.5
Maximum Output Current (A) 2 2
Minimum Output Current (A) 1 0
Nominal
Output Center ofOperation Nominal Voltage (V) 4.8-5.2 5.034-5.039
E. 28 +4V Output Ripple (p-p) (mV) 100 30
Output Noise (mV) 100 40
Maximum Short-Cir-
cuited Current (A) 6 5.4
Voltage Regulation (mV) +250 +3
Output Center of
Off- Nominal Voltage (V) 4.6-5.4 5.033-5.039
Nominal Output Ripple (mV) 200 30
peration
E .28 +lOV1 Output Noise (mV) 100 40
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From Table III, the following conclusions can be drawn:
(1) The measured output-voltage regulation of +0.05%
is an order of magnitude better than that required
throughout the specified line, load and temperature
range, including off-nominal operations when E =
18V and at no load.
(2) During normal operation, the output ripple and the
noise spike are both within the allowed limits, each
being specified at 100mV. Also, their amplitudes do
not increase during off-nominal operations.
(3) The short-circuited current for each supply Is limited
to 5.4A, which is less than the 6A allowed.
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8. CONVERTER PACKAGING
A geometric layout was made to fit a +lOV, a -1OV, and a
+5V supply into each of the eight module frames furnished by
NASA/LeRC.
Each module frame contains three major packaging portions:
(1) metal frame, (2) baby board, previously referred to as Board
:Al, and (3) sheet metal base.
To provide proper heat-sinking, power elements including power
transistors, output filter chokes, current-sensor resistors, and
power diodes, are placed on the metal frame. The frame is fastened
mechanically to the external sheet metal base. Service to these
components can be made readily without disassembling the frame and
the PC board. Separate feeders were used for input and output ground
leads to maintain a clean output voltage ripple.
A baby board, identified previously as board Al, containing three
pulse generators and voltage-divider trim potsis employed to relieve
component congestion and to obtain easy accessibility for output-vol-
tage adjustments. The baby board and the PC board are separated
from either side of the metal frame by spacers. Their total height is
within the specified space envelope.
All other circuit parts, including the microminiaturized ASDTIC's,
are placed on the sheet metal base. While all circuit components are
placed on one side of the PC board, the component density on the board
has necessitated the use of printed circuits on both sides. In planning
the printed circuits, considerable attention was given to the maintenance
of relatively noise-free surroundings for all sensor leads, all load
output leads, and all voltage references. The PC board is planned so
that no element generating significant amount of heat exists in the
vicinity of the microminiaturized ASDTIC.
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A picture of a fabricated converter board containing the
+10V, -10V, and +5V converters is shown in Figure 8, in which
the power inductors, transistors, diodes, and current sensing
resistors for the three corresponding converters are easily seen.
Board Al, the baby board, is shown in the foreground. The three
microminiaturized ASDTIC's are located on the sheet metal base
under the baby board, and are therefore invisible in Figure 8.
The converter module's sheet metal base, with the baby board re-
moved, is shown in Figure 9. The three microminiaturized ASDTIC
modules are clearly identified.
Performances of the packaged converter met all the specified
requirements. The regulation is not as precise as that of the
converter breadboard, due to (1) the finite printed-circuit resis-
tance between the regulator sensing point and the actual packaged
converter output terminals, and (2) the temperature coefficient
of the trimming potentiometer for packaged converter output-voltage
adjustment, which replaced the precision resistor used in the
converter breadboard to avoid any test-select implementation.
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Figure 8. A Fabricated Signal-Conditioner Power Supply Board
Containing Three independent Converters
00
A4"S SItA ISl I XBiPP1
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TRW 4 U
Figure 9. Converter Modules Sheet Metal Base
With the Baby Board Removed
9. CONCLUSIONS
The microminiaturized ASDTIC module was applied successfully
to control three dc to dc converters of the signal conditioner
power supplies within the Brayton Cycle electrical subsystem.
Eight converter boards, each containing three independent
dc to dc converters, were built, tested, and delivered to NASA
Lewis Research Center.
The successful application of the ASDTIC module resulted in
superb static and dynamic performances of each converter. For ex-
ample, a +0.05% output voltage regulation was achieved for an input
change of .18V to 32V, a load change of open to full load (10W), and
a temperature range of -55*C to +85*C.
The application not only substantiated the soundness of the
two-loop ASDTIC control concept, but it also justified further
exploitation with the objective of utilizing fully the inherent
merits offered by the two-loop control as applied to converter reg-
ulators.
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10. APPENDIX
Presented in this appendix is the parts list for the schematic
diagram shown in Figure 2. The list on Page 31 describes those
components located on the Al board of Figure 2 (i.e., the baby
board). All other power processor electrical parts are given
on pages 32 and 33.
Certain semiconductors are described in terms of TRW's in-house
parts designation. For convenient cross-reference, the equivalent
generic number of these components are given below:
TRW Designation Generic Equivalent
PT4 - 2273 IN4573A(-03A)
2277 PD9050
2350 UTR294
7157 2N2920
7161 2N3467
7163 2N2222A
7 164 2N2907A
7165 2N2851
7176 2N2880
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Figure 2.. Parts List for Al Board
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Parts List for Figure 2. (Al Board Not Included)
Parts List for Figure 2 (Al Board Not Included) (Cont'd)
QTY REQD PER ASSY PARTS LIST
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I PRGOCG80\FS RES\STOR 2.8K 1, t% I/8W MiL-R-551/3 R 34
I RNRG0C I302F5 RES\STOR 13.0 K t , ',W IM1i-R-55SIB/3 RZ 35
- -R ROT7G35JS _ RESISTOR 51K t5% '/4 W MiL-R-39008/1 R3,RR\BRRO, R3G.R38 3
I0 RCRO-G I 03TS REStSTOR IOK I5% t /4 W M-R-39008{/I i14. __-.
Z RCK07GOTI3JS RESISTOR- \IK t5% /4W MIL-R-33006/I RG, R39 38
-RCR1G 0\1 JS RESISTOR 100 OHM 57. '/4W MIL-R-39008/1 R7,Ri5,R23.31,,R40,R48 39
2 RWR85IIROOFP RESISTOR I OHM ±1% IW (R 81UIROOF) WL-R-39007/9 R1 , R41 40
S 2 RCRO7G202JS RESISTOR ZK tS% i/4 W M. I-R-39008/I R9,R42 4 1L
I -WR801101FP RES\STOR IIK tl% 2W (R\V80U1101F) MIL--39007/8 R\0, R4S3 4
- RCRO1G 2435 REstSTOR p 2.4 K +5% 1/4- MIL-R-3900/I1 RI2, R4S 43
- - -RERG5FR.2 RP RES15TOR .299 0HM t1L% lOW (REGRZ-c99) ALIL-R-39009/I R14, R4 41
- I .RGOC200\FS RES\STOR 2.0K +1% I/8 W .MIL-R5518~~3 1 -45
I- I RIR 0-CIS2ESRF RESTOR \.2K 1% Vaw I\L.R--55182 /3 . 4r
RRL ROCV74\FS RESNSTOR 174K tI% '/ W i\R-NMI-5SlSu9 1 _T 4
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